VLSI Testing of System on Chip : Incomplete Testing
No Thumbnail Available
Date
2024
Authors
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
A System on Chip (SoC) integrates an entire electronic system, including components like memory (RAM and Flash), a GPU, I/O interfaces, an APU, security modules, and more, onto a single chip. Despite its compact design, SoCs can exhibit various faults, such as stuck-at, transition, and path delay faults, which can impair device performance. Testing SoCs is essential but challenging due to complex interconnections, limited internal access, temperature fluctuations during testing, and the need for synchronization between hardware and software. Additionally, test factors like test power (TP), test application time (TAT), test data volume (TDV), and costs further complicate the process. For deeply embedded cores, a test access mechanism (TAM) and JTAG architecture are typically used to evaluate and test the system effectively
Description
Supervisors: Deka, Jatindra Kumar and Biswas, Santosh