Modelling and simulation of short channel junctionless transistor from an analog design perspective
| dc.contributor.author | Baruah, Ratul Kumar | |
| dc.date.accessioned | 2017-11-27T10:02:34Z | |
| dc.date.accessioned | 2023-10-20T07:28:36Z | |
| dc.date.available | 2017-11-27T10:02:34Z | |
| dc.date.available | 2023-10-20T07:28:36Z | |
| dc.date.issued | 2015 | |
| dc.description | Supervisor: Roy P. Paily | en_US |
| dc.description.abstract | Low power and high performance devices are in demand for today’s microelectronics market. Conventional planar CMOS transistors on bulk silicon substrate have been a key component in ultralarge- scale integration technology for the past four decades, but are approaching the fundamental physical limits imposed by short-channel-effects (SCEs) and gate oxide tunnelling. Fully depleted multiple-gatefield- effect-transistors (Mug-FETs) was proposed as an alternative to planar devices because of their robust electrostatic control which too face technological challenges in super-steep doping profile requirement and high thermal budget for sub-20 nm channel length era along with excessive SCEs. Junctionless transitors (JLT), which do not have any pn junction in the source-channel-drain path can be scaled to lower channel lengths because of lower SCEs and easy fabrication steps and can be a prospective candidate for replacement to conventional Mug-FETs in sub-20 nm regime. The thesis discusses about the analog and digital performances; process and temperature effects of a double-gate junctionless transistor (DGJLT). The effects of the fringing fields on the device and circuit performances of a JLT are discussed. Different architectures to improve the analog performance of a JLT are examined with the help of extensive device simulations. An analytical channel potential model for shorter-channel dual-material gate DGJLT valid in subthreshold region is developed. Also, a semi-analytical electrostatic potential and a drain current model for single-material gate DGJLT are derived. Finally, the process simulation of DGJLT is carried out with the help of Genius device simulator. | en_US |
| dc.identifier.other | ROLL No. 11610234 | |
| dc.identifier.uri | https://gyan.iitg.ac.in/handle/123456789/861 | |
| dc.language.iso | en | en_US |
| dc.relation.ispartofseries | TH-1612; | |
| dc.subject | ELECTRONICS AND ELECTRICAL ENGINEERING | en_US |
| dc.title | Modelling and simulation of short channel junctionless transistor from an analog design perspective | en_US |
| dc.type | Thesis | en_US |
Files
License bundle
1 - 1 of 1