Design and Implementation of Hardware-Efficient Architectures for FFT Algorithms

Simple item page
dc.contributor.authorHazarika, Jinti
dc.date.accessioned2024-02-14T04:59:43Z
dc.date.available2024-02-14T04:59:43Z
dc.date.issued2024
dc.descriptionSupervisors: Ahamed, Shaik Rafi and Nemade, Harshal B
dc.description.abstractThe Fast Fourier Transform (FFT) holds significance across diverse applications in wireless communications, audio, and signal processing. This doctoral thesis addresses the imperative need to enhance hardware efficiency while concurrently minimizing area and power consumption in FFT processors. Extensive efforts by researchers have centered on optimizing FFT algorithms, determining the requisite number of multipliers, adders, and registers, all of which intricately influence power consumption and overall area. These considerations become pivotal constraints in FFT applications, necessitating a judicious trade-off between complexity and performance.
dc.identifier.otherROLL NO.166102017
dc.identifier.urihttps://gyan.iitg.ac.in/handle/123456789/2552
dc.language.isoen
dc.relation.ispartofseriesTH-3281
dc.titleDesign and Implementation of Hardware-Efficient Architectures for FFT Algorithms
dc.typeThesis
Files
Original bundle
Now showing 1 - 2 of 2
No Thumbnail Available
Name:
Abstract-TH-3281_166102017.pdf
Size:
96.85 KB
Format:
Adobe Portable Document Format
Description:
ABSTRACT
Download
No Thumbnail Available
Name:
TH-3281_166102017.pdf
Size:
2.07 MB
Format:
Adobe Portable Document Format
Description:
THESIS
Download
License bundle
Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed to upon submission
Description:
Download
Collections
PhD Theses (Electronics and Electrical Engineering)