Designing Data-Aware Network-on-Chip for Performance
| dc.contributor.author | Das, Abhijit | |
| dc.date.accessioned | 2022-05-18T07:13:10Z | |
| dc.date.accessioned | 2023-10-20T04:37:21Z | |
| dc.date.available | 2022-05-18T07:13:10Z | |
| dc.date.available | 2023-10-20T04:37:21Z | |
| dc.date.issued | 2021 | |
| dc.description | Supervisor: John Jose | en_US |
| dc.description.abstract | We are now in an era where data drives everything, and the demand for information processing is increasing exponentially. This increasing demand is driving a parallel increase in the number of processing cores in Tiled Chip Multi-Processors (TCMPs). It is indeed visible in the industry, with Intel Xeon Phi, AMD EPYC and Ampere Altra processors featuring up to 128 cores in their TCMPs. As the number of cores continues to increase in modern TCMPs, on-chip communication plays a pivotal role in determining the performance. Multi-hop packet-based Network-on-Chip (NoC) is a widely adopted communication infrastructure in modern TCMPs as it provides a high transfer bandwidth and is scalable. Data-driven applications expect minimum memory access latency, where NoC plays a significant role. In fact, it is reported that NoC is responsible for 60% to 75% of the miss latency experienced by the applications. Nevertheless, most of the existing memory access optimisations are NoC oblivious. These optimisations focus on the memory hierarchy and treat the underlying NoC like a black box. Since NoC plays a vital role in memory access latency, ignoring the nature of its infrastructure may severely impact the performance of applications in TCMPs. This dissertation advocates for considering NoC and memory hierarchy together when designing techniques and proposing optimisations for TCMPs. The dissertation shows that designing data-aware NoC with the help of memory hierarchy improves resource utilisation, reduces memory access latency and improves system performance in TCMPs. Specifically, the architectures proposed in this dissertation are able to improve overall system performance by up to 19% with negligible storage, area and power overhead. While TCMPs continue to scale with the help of NoC, the proposed architectures can help with future design decisions. | en_US |
| dc.identifier.other | ROLL NO.156101018 | |
| dc.identifier.uri | https://gyan.iitg.ac.in/handle/123456789/1986 | |
| dc.language.iso | en | en_US |
| dc.relation.ispartofseries | TH-2538; | |
| dc.subject | COMPUTER SCIENCE AND ENGINEERING | en_US |
| dc.title | Designing Data-Aware Network-on-Chip for Performance | en_US |
| dc.type | Thesis | en_US |
Files
License bundle
1 - 1 of 1